
Implementation and evaluation of SHA-3 candidates on FPGA

Extended abstract

Wim Ramakers
Hans Narinx

- Please always refer to the original document in Dutch:
W. Ramakers, H. Narinx, “Implementatie en evaluatie van SHA-3-kandidaten op FPGA,” M.S. thesis, Katholieke Hogeschool Limburg, Diepenbeek, België, 2010.
- The original thesis and VHDL code can be found online at:
<https://doks.khlim.be/do/lang?lang=en> (or e-mail wim_ramakers@telenet.be)

Contents

ABSTRACT	3
INTRODUCTION	4
1 LANE	5
THE PERMUTATION BLOCKS	5
FULLY AUTONOMOUS BUFFER.....	8
2 HAMSI	10
Fast implementation of Hamsi-256.....	16
3 ECHO	18
BIGSUBWORDS	19
FULLY AUTONOMOUS BUFFER.....	22
4 LUFFA	24
SPEED OPTIMIZED	28
AREA OPTIMIZED	29
3 COMPARISON	31
BIBLIOGRAPHY	33

Abstract

Due to the strong improvement of supercomputers and crypto analysis the safety of digital data becomes an issue. In the current hash functions, which are used to encrypt passwords and place digital signatures, several weaknesses are found. This means that there is no guarantee that the data we send and store on our computers is safe. The NIST has started a worldwide SHA-3 competition to find a new hash standard that is safe under current and future conditions in the digital world. This masters thesis wants to implement several new hash functions on FPGA, and evaluate and optimize them with regards to speed and area.

To simulate the implementations, software is used to verify that the implementation works correctly (Modelsim) on the one hand, and on the other hand to synthesize the VHDL code (Xilinx ISE). The synthesized code can be downloaded to an FPGA to test the implementation with real hardware.

The simulations, by software, give us a clear view of the differences between the new hash functions with regards to the speed and the use of area. They also clearly show us the impact of the optimisations, which were done to improve speed and/or reduce the size of area.

Introduction


All results are for the compression functions only. For each hash function is also a fully autonomous implementation with data buffer available. All implementations are for 256 bit hash values, no salts.

Only the most important figures and most needed explanation are in this document. For more information see the original file in Dutch.

The aim of our thesis is implement some SHA-3 candidates in VHDL optimized for little use of area without losing to much speed/troughput.


1 LANE

The LANE compression function is build like the figure below:




The permutation blocks

In de new implementation of LANE, the transformations are not all in one line. We can shorten the critical path by adding constants and counter trough EXOR's. The only difference between the P and Q permutation is the number of rounds. We use a general permutation block with a selection of number of rounds.



To make the implementation smaller, we only use one permutation block and save the output in registers. If we make a good choice in the order of execution of each permutation, we only need four registers.




The results are shown in the table below.


Xilinx Virtex-5 FPGA	LANE_old [2]	LANE_new	LANE [11]
Number of slices	8228	3389	3442
Number of Slice registers	2111	1307	/
Number of slice LUT's	16600	4078	/
Minimal period	4.067 ns	5.622 ns	7.519 ns
Estimated max clock frequency	245 MHz	177 MHz	133 MHz
Number of clock cycles per compression	15	61	49
Time for 1 compression	61 ns	343 ns	369 ns
Throughput	8.36 Gbps	1.48 Gbps	1.38 Gbps
Throughput /Area	1.01 Mbps/slice	0.43 Mbps/slice	0.4 Mbps/slice

Fully autonomous buffer


If we provide the last data already padded with zeros, this block can handle the full hash process.





We also implemented a buffer which hashes automatical on buffer overflows and does message padding autonomous. It takes byte or bit input.





2 Hamsi
















Fast implementation of Hamsi-256



Xilinx Virtex-5 FPGA	Hamsi-256 fast	Hamsi-256 small	Hamsi[13]
Number of slices	<i>4,664</i>	<i>2113</i>	<i>733</i>
Number of Slice registers	<i>514</i>	<i>781</i>	<i>/</i>
Number of slice LUT's	<i>7216</i>	<i>3004</i>	<i>/</i>
Minimal period	<i>4.826</i>	<i>3.242 ns</i>	<i>3.484 ns</i>
Estimated max clock frequency	<i>207 MHz</i>	<i>308 MHz</i>	<i>287 MHz</i>
Number of clock cycles per compression	<i>1</i>	<i>5</i>	<i>7</i>
Time for 1 compression	<i>24 ns</i>	<i>16 ns</i>	<i>24 ns</i>
Throughput	<i>6.62 Gbps</i>	<i>1.97 Gbps</i>	<i>1.48 Gbps</i>
Throughput /Area	<i>1.42 Mbps/slice</i>	<i>0.93 Mbps/slice</i>	<i>2 Mbps/slice</i>



3 ECHO

In the figure below we see the dataflow of ECHO.



BigSubWords is the only block that can be optimized simple without losing to much speed.

BigSubWords




Overview pipelined implementations


<i>Vertex 5 XC5VLX155T</i>	ref	2 x 8	2 x 4	2 x 2	2 x 1
Maximal frequency	95MHz	266MHz	247MHz	203MHz	224MHz
Number of clock cycles	1	3	5	9	17
Number of Slices	8659	7763	5372	4635	3702

Overview single mode implementations

<i>Vertex 5 XC5VLX155T</i>	ref	1 x 16	1 x 8	1 x 4	1 x 2
Maximal frequency	95MHz	266MHz	261MHz	227MHz	200MHz
Number of clock cycles	1	2	4	8	16
Number of Slices	8659	6864	6743	5353	4357




For the optimized version in the table we chose the 2x4 implementation.




Xilinx Virtex-5 FPGA	ECHO standard	ECHO optimized
Number of slices	<i>15006</i>	<i>12061</i>
Number of Slice registers	<i>4105</i>	<i>8800</i>
Number of slice LUT's	<i>29330</i>	<i>14407</i>
Minimal period	<i>7.154 ns</i>	<i>5.333 ns</i>
Estimated max clock frequency	<i>139 MHz</i>	<i>187 MHz</i>
Number of clock cycles per compression	<i>9</i>	<i>81</i>
Time for 1 compression	<i>64 ns</i>	<i>432 ns</i>
Throughput	<i>23.86 Gbps</i>	<i>3.56 Gbps</i>
Throughput /Area	<i>1.59 Mbps/slice</i>	<i>0.30 Mbps/slice</i>



Fully autonomous buffer






When you pad the message yourself with a one, this block can handle the full hash procedure. Also here a databuffer was made which does everything autonomous (See picture below).





4 Luffa














Speed optimized



Area optimized



Xilinx Virtex-5 FPGA	Luffa_256 (Comb)	Luffa_256 (Seq)
Number of slices	<i>9611</i>	<i>2303</i>
Number of Slice registers	<i>786</i>	<i>1165</i>
Number of slice LUT's	<i>18918</i>	<i>4490</i>
Minimal period	<i>20.739 ns</i>	<i>5.568 ns</i>
Estimated max clock frequency	<i>48.2 MHz</i>	<i>179 MHz</i>
Number of clock cycles per compression	<i>1</i>	<i>9</i>
Time for 1 compression	<i>20.739 ns</i>	<i>44.544 ns</i>
Throughput	<i>12.29 Gbps</i>	<i>5.09 Gbps</i>
Throughput /Area	<i>1.28 Mbps/slice</i>	<i>2.21 Mbps/slice</i>

3 Comparison

The smallest implementations for each hashfunction are in the table below.

Tabel 1: Vergelijking van de kleinste implementaties

Xilinx Virtex-5 FPGA	LANE_nieuw	Hamsi [13]	ECHO Geoptimaliseerd	Luffa_ Seq
Number of slices	<i>3389</i>	<i>733</i>	<i>12061</i>	<i>2303</i>
Number of Slice registers	<i>1307</i>	<i>/</i>	<i>8800</i>	<i>1165</i>
Number of slice LUT's	<i>4078</i>	<i>/</i>	<i>14407</i>	<i>4490</i>
Minimal period	<i>5.622 ns</i>	<i>3.484 ns</i>	<i>5.333 ns</i>	<i>5.568 ns</i>
Estimated max clock frequency	<i>177 MHz</i>	<i>287 MHz</i>	<i>187 MHz</i>	<i>179 MHz</i>
Number of clock cycles per compression	<i>61</i>	<i>7</i>	<i>81</i>	<i>9</i>
Time for 1 compression	<i>343 ns</i>	<i>24 ns</i>	<i>432 ns</i>	<i>44.544 ns</i>
Throughput	<i>1.48 Gbps</i>	<i>1.48 Gbps</i>	<i>3.56 Gbps</i>	<i>5.09 Gbps</i>
Throughput /Area	<i>0.43 Mbps/slice</i>	<i>2 Mbps/slice</i>	<i>0.30 Mbps/slice</i>	<i>2.21 Mbps/slice</i>

The fastest implementations for each hashfunction are in the table below.

Tabel 2: Vergelijking van de snelste implementaties

Xilinx Virtex-5 FPGA	LANE_oud	Hamsi_fast	ECHO standaard	Luffa_comb
Number of slices	<i>8228</i>	<i>4,664</i>	<i>15006</i>	<i>9611</i>
Number of Slice registers	<i>2111</i>	<i>514</i>	<i>4105</i>	<i>786</i>
Number of slice LUT's	<i>16600</i>	<i>7216</i>	<i>29330</i>	<i>18918</i>
Minimal period	<i>4.067 ns</i>	<i>4.826</i>	<i>7.154 ns</i>	<i>20.739 ns</i>
Estimated max clock frequency	<i>245 MHz</i>	<i>207 MHz</i>	<i>139 MHz</i>	<i>48.2 MHz</i>
Number of clock cycles per compression	<i>15</i>	<i>1</i>	<i>9</i>	<i>1</i>
Time for 1 compression	<i>61 ns</i>	<i>24 ns</i>	<i>64 ns</i>	<i>20.739 ns</i>
Throughput	<i>8.36 Gbps</i>	<i>6.62 Gbps</i>	<i>23.86 Gbps</i>	<i>12.29 Gbps</i>
Throughput /Area	<i>1.01 Mbps/slice</i>	<i>1.42 Mbps/slice</i>	<i>1.59 Mbps/slice</i>	<i>1.28 Mbps/slice</i>

Bibliography

- [1] N. Mentens, “Secure and Efficient Coprocessor Design for Cryptographic Applications on FPGAs,” PhD thesis, Katholieke Universiteit Leuven, Leuven-Heverlee, België, 2007.
- [2] J. Thielen, D. Rykx, “Evaluatie van nieuwe hashfunctie kandidaten op FPGA,” M.S. thesis, Katholieke Hogeschool Limburg, Diepenbeek, België, 2009.
- [3] A. Menezes, P. van Oorschot, S. Vanstone, “Handbook of Applied Cryptography,” Overview of Cryptography, CRC Press, 1996, hoofdstuk 1 + 9.
- [4] M. Vandenwauver, Katholieke Universiteit Leuven, Laboratorium ESAT-Groep COSIC, “Introduction to Cryptography,” <http://www.esat.kuleuven.be/cosic/intro/>.
- [5] J. Daemen, V. Rijmen, “The design of Rijndael: AES --- the Advanced Encryption Standard,” Springer-Verlag, 2002, ISBN 3-540-42580-2.
- [6] Wikipedia, “Birthday paradox,” geraadpleegd op 20 april 2010, http://en.wikipedia.org/wiki/Birthday_paradox.
- [7] A. Regenscheid, R. Perlner, S. Chang, J. Kelsey, M. Nandi, S. Paul, “Status Report on the First Round of the SHA-3 Cryptographic Hash Algorithm Competition,” September 2009, http://csrc.nist.gov/groups/ST/hash/sha3/Round1/documents/sha3_NISTIR7620.pdf.
- [8] K. Matusiewicz, M. Naya-Plasencia, I. Nikolic, Y. Sasaki, M. Schl affer, “Rebound Attack on the Full LANE Compression Function,” ASIACRYPT'09; LNCS 5912 Tokyo, Springer, 2009 (online preprint: <http://eprint.iacr.org/2009/443.pdf>).
- [9] National Institute of Standards and Technology, Computer security division: Computer Security Resource Center, April 2005, <http://csrc.nist.gov/groups/ST/hash/sha-3/index.html>.
- [10] S. Indesteege, “The LANE hash function,” Oktober 2008, <http://www.cosic.esat.kuleuven.be/publications/article-1181.pdf>.
- [11] B. Baldwin, A. Byrne, M. Hamilton, N. Hanley, R. P. McEvoy, W. Pan and W. P. Marnane, “FPGA Implementations of SHA-3 Candidates: CubeHash, Gr stl, LANE, Shabal and Spectral Hash,” 2009, <http://eprint.iacr.org/2009/342.pdf>.
- [12]  . K   k, “The Hash Function Hamsi,” September 2009, <http://www.cosic.esat.kuleuven.be/publications/article-1203.pdf>
- [13] J. Fan, “Hardware Evaluation of The Hash Function Hamsi”, <http://www.cosic.esat.kuleuven.be/publications/article-1322.pdf>.
- [14] R. Benadjila, O. Billet, H. Gilbert, G. Macario-Rat, T. Peyrin, M. Robshaw, Y. Seurin, “SHA-3 Proposal: ECHO,” Oktober 2008, http://crypto.rd.francetelecom.com/echo/doc/echo_description_1-5.pdf.
- [15] C. De Canni re, H. Sato, D. Watanabe, “Hash Function Luffa”, Oktober 2009, http://csrc.nist.gov/groups/ST/hash/sha3/Round2/documents/Luffa_Round2_Update.zip.